000 00292nam a2200121Ia 4500
008 211126s9999 xx 000 0 und d
082 _a629.39
100 _aY. SUDHAKAR
245 0 _aINTRODUCING VHDL FROM SIMULATION TO SYNTHESIS
260 _bPEARSON
365 _b295.00
942 _cBTECH
999 _c131915
_d131915