TY  - BOOK
AU  - Y. SUDHAKAR
TI  - INTRODUCING VHDL FROM SIMULATION TO SYNTHESIS
U1  - 629.39 
PB  - PEARSON
ER  -