Skip to main content
Koha online
Your cart is empty.
Cart
Lists
Public lists
123
New Arrivals
View all
Your lists
Log in to create your own lists
Log in to your account
Search history
Clear
Library catalog
Title
Author
Subject
ISBN
ISSN
Series
Call number
Advanced search
Authority search
Tag cloud
Libraries
Log in to your account
×
Login:
Password:
Home
ISBD view
Normal view
MARC view
ISBD view
INTRODUCING VHDL FROM SIMULATION TO SYNTHESIS
Y. SUDHAKAR
INTRODUCING VHDL FROM SIMULATION TO SYNTHESIS - PEARSON
Dewey Class. No.:
629.39
Place hold
Print
Add to your cart
(remove)
Save record
BIBTEX
Dublin Core
MARCXML
MARC (non-Unicode/MARC-8)
MARC (Unicode/UTF-8)
MARC (Unicode/UTF-8, Standard)
MODS (XML)
RIS
ISBD
More searches
Search for this title in:
Other Libraries (WorldCat)
Other Databases (Google Scholar)
Online Stores (Bookfinder.com)
Open Library (openlibrary.org)
Exporting to Dublin Core...
×
Simple DC-RDF
OAI-DC
SRW-DC
Powered by
Koha